Verilog example on how to describe a simple wire
